## FIG. 3a

ITEM	TERMI- NAL NO.	NAL	INPUT/ OUTPUT					
POWER	35,68			+ 5 V IS SUPPLIED.				
SUPPLY	17, 18   51, 52	Vcc		GND IS CONNECTED.				
OPERATION	65	INCLK	INPUT					
CONTROL SIGNAL	66	TEST	INPUT	MIVAC OPERATION IS TESTED. SET THIS TERMINAL TO "LOW" LEVEL.				
A C R T C INTERFACE SIGNAL	15	2CLK	OUTPUT	IN THE FIRST HALF AND SECOND HALF OF A MEMORY CYCLE				
	14	MCYC	INPUT	MCYC SIGNAL FROM ACRTC IS INPUTTED. MCYO MCYC INDICATES "LOW" AND "HIGH" LEVELS WHEN ACRTC IS IN ADDRESS AND DATA CYCLES, RESPECTIVELY.				
	12	DRAW	INPUT	DRAW SIGNAL FROM ACRTC IS INPUTTED. DRAW INDICATES WHETHER OR NOT ACRTC IS IN THE DRAW CYCLE. DRAW IS "LOW" LEVEL IN THE DRAW CYCLE AND IS "HIGH" LEVEL IN THE OTHER CYCLES.				
	11	MRD	INPUT	MRD SIGNAL FROM ACRTC IS INPUTTED. MRD CONTROLS DATA TRANSFER DIRECTION BETWEEN FRAME BUFFER AND ACRTC. WHEN DATA IS READ FROM FRAME BUFFER, "HIGH" LEVEL IS INPUTTED. WHEN DATA IS WRITTEN IN FRAME BUFFER, "LOW" LEVEL IS INPUTTED.				
	13	ĀS	INPUT	AS SIGNAL IS INPUTTED FROM ACRTC AS INDICATES PRESENCE OR ABSENCE OF MEMORY ACCESS.				
	64	HSYNC	INPUT	HSYNC SIGNAL IS INPUTTED FROM ACRTC. UNDER CONDITIONS OF HSYNC="LOW" AND DRAW = "HIGH", IF AS PULSE IS RECEIVED, CS BEFORE RAS REFRESH OPERATION IS CARRIED OUT.				
	67	VSYNC	INPUT	VSYNC SIGNAL IS INPUTTED FROM ACRTC. RECEIVED VSYNC IS DIVIDED BY TWO SO AS TO OUTPUTTED AS VSYNC/2 SIGNAL AND IS ALSO USED TO CONTROL MULTIPLEXER OF VIDEO OUTPUT.				
	2	DISP 1	INPUT	DISP 1 SIGNAL IS INPUTTED FROM ACRTC. DISP 1 INDICATES SCREEN DISPLAY PERIOD. ORDINARILY, SET "1" TO DISPLAY SIGNAL CONTROL (DSC) BIT OF ACRTC.				
	l	CUD1	INPUT	CUD 1 SIGNAL IS INPUTTED FROM ACRTIC. CUD 1 IS LOADED WITH "LOW" LEVEL DURING GRAPHIC CURSOR DISPLAY PERIOD.				
	6- 10 16 19-28	MADO -MAD 15	INPUT/ OUTPUT	MODO-MAD 15 OF ACRTC ARE INPUTTED. THESE SIGNALS ARE USED AS FRAME BUFFER ACCESS ADDRESS IN ADDRESS CYCLE FOR MCYC = "LOW", AS DATA INPUT/OUTPUT FOR DATA TRANSFER BETWEEN ACRTC AND FRAME BUFFER IN DATA TRANSFER CYCLE FOR MCYC = "HIGH".				
	29-32	MA 16 - MA 19	INPUT	FRAME BUFFER ACCESS ADDRESS MAIG - MAI9 IS INPUTTED FROM ACRTC.				

FIG. 3b


ITEM	TERMI- NAL NO.	TERMI- NAL NAME	INPUT/ OUTPUT	I FUNCTION I
	50	RAS	OUTPUT	RAS TIMING SIGNAL IS OUTPUTTED FOR DRAM.
FRAME	49	CS	OUTPUT	CS TIMING SIGNAL IS OUTPUTTED FOR DRAM.
	48	WE	ОИТРИТ	WE TIMING SIGNAL IS OUTPUTTED FOR DRAM.
BUFFER	53	ŌΕ	OUTPUT	OE TIMING SIGNAL IS OUTPUTTED FOR DRAM.
INTERFACE SIGNAL	56,58 60,62 63,61 59,57 55,54		OUTPUT	MULTIPLEX ADDRESS IS OUTPUTTED FOR DRAM. ADDRESS TO BE MULTIPLEXED VARIES DEPENDING ON VCF 0 - VCF 3 AND VMD 0 ATTRIBUTE CODES.
	44,46 47,45 40,42 43,41	F DO =	INPUT/ OUTPUT	FD IS 8-BIT INPUT/OUTPUT SIGNAL FOR DATA TRANSFER BETWEEN ACRTC AND FRAME BUFFER AND FOR FETCHING DISPLAY DATA READ FROM FRAME BUFFER. IN A CASE OF ONE MEMORY CHIP, FD 0-FD3 ARE USED, WHEREAS IN A CASE OF TWO FOUR MEMORY CHIPS, FD 0-FD7 ARE USED.
	3	DOTCLK	OUTPUT	DOTCLK SIGNAL IS DELIVERED BY DIVIDING INCLK SIGNAL AS BASIC INPUT SIGNAL OF MIVAC BY 1, 2 AND 4. DIVISION RATIO IS SET DEPENDING ON VCF 0 -VCF 3 OF ATTRIBUTE CODE.
CRT DISPLAY INTERFACE SIGNAL	-	Video A -video d	OUTPUT	VIDEO A-DSIGNAL IS 4-BIT OUTPUT SIGNAL WHICH IS OBTAINED BY CONVERTING DISPLAY DATA FROM PARALLEL SIGNAL INTO SERIAL SIGNAL BY SHIFT REGISTER OF MIVAC AND WHICH IS DELIVERED DURING DISPLAY PERIOD INDICATED BY SHIFTEN OUTPUT. 4-BIT VIDEO SIGNAL IS DETERMINED BY ATTRIBUTE CODE VCF 0-VCF 3.
	5	SHETEN SHIFTEN	- 1	SHIFEN INDICATES DISPLAY PERIOD OF VIDEO SIGNAL AND IS SET TO "HIGH" LEVEL DURING DISPLAY PERIOD. IN SINGLE ACCESS, DISP1 FROM ACRTC IS ELONGATED BACKWARD BY ONE CYCLE, AND IN DUAL ACCESS, DISP1 IS ECONGATED BACKWARD BY TWO SYCLES SO AS TO PRODUCE THIS SIGNAL.
	4	VSYNC/2	OUTPUT	VSYNC/2 SIGNAL IS INPUTTED TO ACRTC. VSYNC IS DIVIDED BY TWO FOR PRODUCING THIS SIGNAL.
OTHERS _	38	BL2IRQ	OUTPUT	BL 2 IRQ IS SET BY BLINK 2 (MAIS) INPUTTED IN ATTRIBUTE CYCLE, WHEN BLINK 2 IS AT "HIGH" LEVEL, BLINK 2 IS SET TO LOW LEVEL.
	39	IRQCLR	INPUT	IRQCLR SIGNAL IS USED TO CLEAR BL2IRQ SIGNAL. WHEN "LOW" IS INPUTTED TO IRQCLR, BL2IRQ IS CLEARED TO "HIGH" LEVEL.

OR


SHFTEN

BLZIRA

FIG. 4




F I G. 7





F I G. 11


8<u>1.8</u> F-56 <del>\*</del> 838 1 88 E F I G. 20b 8 <u>↓</u> <u>4</u> ∓ **₹** S12 1-<u>6</u> R **1** 181 ₩ ₩ • <u>+</u> 82 ↑ 25 MAI5-MAI9 MADO-MAD 15 FAO #A9 FDO-FD7 RAS CNDI S R WE



F I G. 26







F I G. 29a

FA		CCESSES RAW, D		_	16 ACCESSES / 2 MCYCS (DISPLAY)			
	256Kx (VMD		IM x 4 (VMD		256Kx 4-BIT (VMDO=0)		IM x 4-BIT (VMDO=1)	
	ROMW	COLUMN	ROMW COLUMN		ROMW COLUMN		ROM COLUMN	
9	_	_	MAD8	NCO	_	_	MAD 8	NCO
8	MAD 9	NCT	MAD 9	LNCI	MAD 9	NCI	MAD 9	NCI
7	MAD8	NC2	MA 17	MAD7	MAD 8	NC2	MA 17	MAD7
6	MAD 7	MAD6	MA 16	MAD6	MAD7	MAD6	MA 16	MAD 6
5	MAD15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5
4	MAD14	MAD 4	MAD 14	MAD4	MAD 14	MAD 4	MAD 14	MAD 4
3	MAD 13	MAD 3	MAD 13	MAD 3	MAD I3	MAD 3	MAD 13	MAD 3
2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2
	MAD II	MADI	MAD II	MADI	MADII	[WCT]	MAD II	[WC]
0	MAD 10	MADO	MAD IO	MAD O	MAD IO	wc o	MAD IO	wco_

[ ]: COLUMN ADDRESS COUNTER